

Notice of References Cited	Application/Control No. 10/731,312		Applicant(s)/Patent Under Reexamination MCELVAIN ET AL.	
	Examiner Leigh Marie Garbowski		Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,145,117	11-2000	Eng, Tommy K.	716/18
*	B	US-6,438,735	08-2002	McElvain et al.	716/7
*	C	US-6,519,754	02-2003	McElvain et al.	716/18
*	D	US-6,668,364	12-2003	McElvain et al.	716/7
*	E	US-6,341,361	01-2002	Basto et al.	714/726
*	F	US-6,370,493	04-2002	Knapp et al.	703/14
*	G	US-6,192,504	02-2001	Pfluger et al.	716/1
*	H	US-5,764,951	06-1998	Ly et al.	716/1
*	I	US-6,026,219	02-2000	Miller et al.	703/23
*	J	US-5,544,066	08-1996	Rostoker et al.	716/18
*	K	US-6,135,647	10-2000	Balakrishnan et al.	716/18
*	L	US-6,205,572	03-2001	Dupenloup, Guy	716/5
*	M	US-6,141,631	10-2000	Blinne et al.	703/14

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	W.-J. FANG et al., "A Hierarchical Functional Structuring and Partitioning Approach for Multiple-FPGA Implementations," 1996 IEEE, pages 638-643.			
	V	E.D. LAGNESE et al., "Architectural Partitioning for System Level Synthesis of ICs," 1991 IEEE Trans. on CAD, Vol 10, No. 7, pages 847-860.			
	W	M. VOOTUKURU et al., "Resource Constrained RTL Partitioning for Synthesis of Multi-FPGA Designs," 1996 IEEE, 10th Int'l Conference on VLSI Design, pages 140-144.			
	X				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.